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previous temperature result and until the resistance is within 
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ELECTRICAL-THERMAL CO-SIMULATION 
WITH JOULE HEATING AND CONVECTION 
EFFECTS FOR 3D SYSTEMS 
CROSS-REFERENCE TO RELATED 
APPLICATION(S) 
This application claims the benefit of U.S. Provisional 
Patent Application Ser. No. 61/379,156, filed Sep. 1, 2010, 
the entirety of which is hereby incorporated herein by refer-
ence. 
BACKGROUND OF THE INVENTION 
1. Field of the Invention 
The present invention relates to systems for simulating 
parameters of electronic circuits and, more specifically, to a 
system that simulates temperature and resistance in a circuit. 
2. Description of the Related Art 
2 
temperature variable associated with each cell; a previous 
iteration resistance variable associated with each node; and a 
current iteration resistance variable associated with each 
node. Until the previous iteration temperature variable asso-
ciated with each cell is within a first predetermined tolerance 
of the current iteration temperature variable associated with 
each cell and the previous iteration resistance variable asso-
ciated with each node is with a second predetermined toler-
ance of the current iteration resistance variable associated 
10 with each node, the following steps are performed: (i) calcu-
lating for each cell an average temperature of the cell based 
on: heat generated in the cell as a result of a pre-calculated 
current, from the DC voltage drop, flowing through a previous 
resistance having a value corresponding to the previous itera-
15 tion resistance variable associated with a node within the cell 
and heat transferred out of the cell and storing the average 
temperature in the current iteration resistance variable asso-
ciated with the cell; (ii) calculating for each node a current 
resistance associated with the node based on the previous 
20 iteration temperature variable for a cell in which the node 
resides and storing the current resistance in the current itera-
tion resistance variable associated with the node; (iii) com-
paring the previous iteration temperature variable associated 
with each cell to the current iteration temperature variable 
With integrated circuit (IC) fabrication technology scaling 
below 90 nm nodes, power supply voltages of IC chips have 
been reduced to 1.2 V and below in order to reduce power 
consumption and increase functionality. Due to the low noise 
margin and threshold level voltage of such circuits, DC volt-
age drop analysis in package level and board level is becom-
ing increasingly important. However, due to the continuing 
growth ofIC integration density, the power density of a single 
chip can increase beyond 100 W/cm2 . In addition, with three 
dimensional (3D) system integration enabled by through-
silicon via (TSV) technology, the power density in 3D inte- 30 
grated systems is expected to become much larger. As a result, 
thermal analysis of IC's is becoming critical in the design 
process. 
25 associated with each cell and calculating the previous itera-
tion resistance variable associated with each node to the cur-
rent iteration resistance variable associated with each node; 
and (iv) after the comparing step, storing the average tem-
perature in the previous iteration temperature variable and 
storing the current iteration resistance in the previous itera-
tion resistance variable. Once the previous iteration tempera-
ture variable associated with each cell is within the first pre-
determined tolerance of the current iteration temperature 
variable associated with each cell and when the previous 
35 iteration resistance variable associated with each node is with 
the second predetermined tolerance of the current iteration 
resistance variable associated with each node, then an output 
that indicates an average temperature associated each cell is 
Due to the temperature-dependent electrical resistivity, 
temperature is becoming an important factor in the direct 
current (DC) IR (i.e., voltage) drop simulations. In the past, 
DC IR drop analysis has been based on equivalent circuit 
approaches. However, temperature-dependent resistivity has 
not been considered in such approaches. In order to capture 
the temperature effects on DC IR drop in 3D integrated sys- 40 
terns, an electrical-thermal co-simulation method has been 
attempted and the effects of system components on electrical 
and thermal characteristics of power delivery networks 
(PDN) in 3D system integration have been studied. However, 
such approaches have not taken into account temperature 
distribution across the geometry of the integrated circuit, nor 
have they considered the effects of convection and fluidic 
cooling. As a result, circuit designers have not been able to 
examine temperature effects on an integrated circuit in rela-
tion to specific adjustments to a circuit design. 
generated. 
In another aspect, the invention is a method, operable on a 
digital computer coupled to a user interface, for simulating 
temperature and electrical characteristics within an circuit. A 
temperature of at least one volume within the circuit as a 
function of a resistance within the at least one volume is 
45 repeatedly calculated and the resistance as a function of the 
temperature is repeatedly calculated until the temperature is 
within a predetermined tolerance of a previous temperature 
result and until the resistance is within a predetermined tol-
erance of a previous resistance result. Once the temperature is 
50 within a predetermined tolerance of the previous temperature 
result and the resistance is within a predetermined tolerance 
of the previous resistance, then an output indicative of the 
temperature is generated. 
Therefore, there is a need for a circuit simulation system 
that relates temperature variation to IR drop across a circuit. 
SUMMARY OF THE INVENTION 
The disadvantages of the prior art are overcome by the 
present invention which, in one aspect, is a method, operable 
on a digital computer coupled to a user interface, for simu-
lating electrical characteristics and temperature characteris-
tics in an electronic circuit. A routine for generating a three-
dimensional mesh is executed on the digital computer so that 
the mesh includes a plurality of cells and a plurality of nodes. 
Each cell represents a heat conducting volume within the 
circuit and each node represents an electrically conducting 
point within the circuit. Each of several variables are initial-
ized. These variables include: a previous iteration tempera-
ture variable associated with each cell; a current iteration 
In yet another aspect, the invention is a circuit simulation 
55 device. A mesh generator is configured to generate a three-
dimensional mesh that includes a plurality of cells and a 
plurality of nodes. Each cell represents a heat conducting 
volume within a circuit and each node represents an electri-
cally conducting point within the circuit. An initializer is 
60 configured to initialize each of: a previous iteration tempera-
ture variable associated with each cell; a current iteration 
temperature variable associated with each cell; a previous 
iteration resistance variable associated with each node; and a 
current iteration resistance variable associated with each 
65 node. A simulator is configured to repeatedly until a current 
iteration average temperature for each cell is within a first 
predetermined tolerance of a previous iteration average tern-
US 9,037,446 B2 
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perature and until a current iteration resistance for each node 
is within a second predetermined tolerance of a previous 
iteration average temperature for each cell: (i) determine the 
current iteration average temperature for each cell and the 
current iteration resistance associated with each node; (ii) 
compare the current iteration average temperature for each 
cell to the previous iteration average temperature for each cell 
and compare the current iteration resistance associated with 
each node to the previous iteration resistance associated with 
each node; and (iii) save the current iteration average tem-
perature for each cell as the previous iteration average tem-
perature for each cell and save the current iteration resistance 
associated with each node as the previous iteration resistance 
associated with each node. An interface is configured to out-
put an indication of the current iteration average temperature 
of each cell. 
4 
flowing through the cell or through the volume (such as 
through a microfluidic channel passing through the cell or 
volume). 
As shown in FIG. 1, one embodiment of a circuit simulat-
ing device 100 includes a digital computer 110 with a com-
puter-readable memory that is coupled to a video monitor 
display interface 112, upon which a graphic circuit simulation 
result 114 may be displayed. The computer 110 is pro-
grammed to run a meshing routine and a circuit simulation 
10 routine. As shown in FIG. 2, the meshing routine generates a 
circuit model that includes a mesh 200 representing the cir-
cuit. In the model, the mesh includes a plurality of volumes 
202 (also referred to herein as "cells") and a plurality of nodes 
204, each associated with a different volume 202. (It should 
15 be noted that FIG. 2 shows a two-dimensional mesh for sim-
These and other aspects of the invention will become 
apparent from the following description of the preferred 
embodiments taken in conjunction with the following draw- 20 
ings. As would be obvious to one skilled in the art, many 
variations and modifications of the invention may be effected 
without departing from the spirit and scope of the novel 
concepts of the disclosure. 
plicity, whereas a three-dimensional mesh would be used in a 
practical embodiment.) Each volume 202 has an associated 
temperature due to heat generated by electrical components 
within the volume 202 and heat transferred into and out of the 
volume 202. Each node 204 has an associated temperature-
dependent resistance that represents the resistance of electri-
cal components within the circuit that are associated with the 
node 204. One of many types of mesh can be used, including 
a rectangular prismatic mesh, a tetrahedral mesh, or any other 
BRIEF DESCRIPTION OF THE FIGURES OF 
THE DRAWINGS 
FIG. 1 is a schematic representation of one embodiment of 
a circuit simulating system. 
FIG. 2 is a schematic representation of a 2D rectangular 
grid. 
FIG. 3A is a diagram showing the relationship between 
electrical and thermal fields. 
FIG. 3B is a flow chart showing one method employed in a 
circuit simulating system. 
FIG. 4 is a perspective view of a plurality of micro-fluidic 
cooling channels. 
FIG. SA is a top perspective view of a mounted circuit. 
FIG. SB is a cross-sectional view of the circuit shown in 
FIG. SA, taken along line SB-SB. 
FIG. 6 is a schematic representation of a portion of a circuit 
model grid that includes a fluid flowing about a portion 
thereof. 
FIG. 7 is a cross-sectional view of a circuit with microflu-
idic channels and a detail showing the meshing thereof. 
FIG. SA is a graphic representation of a voltage drop result 
of a circuit simulation. 
FIG. SB is a graphic representation of a temperature result 
of a circuit simulation. 
FIG. 9 is a schematic representation of a portion of a circuit 
model grid that includes a fluid flowing adjacent to a portion 
thereof. 
DETAILED DESCRIPTION OF THE INVENTION 
A preferred embodiment of the invention is now described 
25 type of mesh supported by common meshing algorithms. 
Also, either a regular mesh or an irregular mesh may be 
employed. 
Due to the temperature-dependent electrical resistivity p(x, 
y,z, T) and Joule heating generated in the conductors, the 
30 electrical and thermal characteristics couple to each other and 
form a non-linear system of equations, as shown in FIG. 3A. 
These equations describe a thermal field 2SO and an electrical 
field 2S2, each of which is dependant upon the other. 
The simulator routine calculates the temperature of each 
35 cell based on a pre-calculated current flowing through the cell 
(based on the DC voltage drop) and the resistance of the node 
within the cell then it calculates a new value of resistance for 
each cell based on the temperature of the cell. These calcula-
tions are repeated until the current values of temperature and 
40 resistance converge to within a predetermined range of the 
previous values of temperature and resistance. As shown in 
FIG. 3A, in one embodiment, to obtain accurate voltage dis-
tribution with convection and Joule heating effects, the simu-
lator solves the nonlinear electrical-thermal equations (1-4), 
45 simultaneously as part of an iterative electrical-thermal co-
simulation method. The iterative simulation technique 
includes the following steps: 
50 
55 
1. Input: Setting input information on system layout 
parameters, initial material properties, excitations, and 
boundary conditions for steady state electrical and ther-
mal analysis 300. 
2. Voltage drop simulation: Steady state electrical voltage 
distribution simulation for voltage, current, and power 
distribution profiles in the PDN 302. 
3. Heat calculation based on electrical resistances and cur-
rents: Heat sources (Joule heat) calculation from the 
power distribution profile 304. 
in detail. Referring to the drawings, like numbers indicate like 
parts throughout the views. Unless otherwise specifically 
indicated in the disclosure that follows, the drawings are not 60 
necessarily drawn to scale. As used in the description herein 
and throughout the claims, the following terms take the mean-
ings explicitly associated herein, unless the context clearly 
dictates otherwise: the meaning of "a," "an," and "the" 
includes plural reference, the meaning of "in" includes "in" 65 
and "on." In the context of microfluidic fluid flow, a fluid 
flowing "near a cell" or "near a volume" also includes a fluid 
4. Thermal simulation calculating temperature distribu-
tion: Using the updated Joule heat excitation for steady 
state thermal simulation with thermal conduction, air 
convection and fluidic cooling 306. 
5. Update resistances: Based on the temperature distribu-
tion profile obtained, the electrical resistivity of conduc-
tors in the PDN is updated and thereby thermal effect on 
voltage drop is included 30S. 
6. Determining ifthe temperature and voltage distributions 
have converged. 310 The final thermal and voltage dis-
US 9,037,446 B2 
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tributions are displayed 312 if convergence is reached. 
Otherwise, the iterations are continued. 
6 
uniform mesh is used to reduce the number of unknowns, 
reduce the simulation time and also to capture all geometries 
accurately. In this embodiment, a 3D non-uniform rectangu-
lar grid is used. Though 3D non-uniform rectangular grid is 
used, the finite volume formulation is explained on the 2D 
non-uniform grid shown in FIG. 2 for simplicity. 
The formulation for solving the voltage distribution equa-
tion (1) is performed during each iteration using location-
dependent resistivity. In FIG. 2, <Pi,1 represents the voltage at 
One embodiment is directed to determining thermal effects 
in a power delivery network (PDN) circuit. Such a PDN could 
include the power and ground planes of a circuit board, the 
power and ground layers of an integrated circuit mounted on 
the circuit board, connecting pins and any through-silicon 
vias in the integrated circuit. (It should be understood that in 
other embodiments, the system could simulate isolated ele-
ments in a PDN, or combinations thereof.) 
In steady state, the governing equation for voltage distri-
bution in PDN can be expressed as: 
10 grid point (i,j), which is surrounded by four nodes. flx1 , flx2 , 
fly u and fly 2 , are the nodal distances between node (i,j) and 
its adjacent nodes in x and y directions, respectively. It is 
assumed that the four surrounding cells of node (i,j) have 
\7 ·( 
1 
\7¢(x, y, z)) = 0 p(x, y, z, T) 
(1) 15 
where cp(x,y,z) represents the voltage distribution and p(x,y, 
z, T) is the temperature-dependent electrical resistivity of con- 20 
ductors. 
For steady-state thermal analysis, the governing heat equa-
tions for solid medium and fluid flow can be expressed as: 
\7·[k(x,y,z)\7T(x,y,z)]~-P(x,y,z) (2a) 
acP-;; (x,y,z)·\7T(x,y,z)~\7·(kpT(x,y,z)) (2b) 
where, k(x,y,z) and T(x,y,z) represent the thermal conductiv-
ity of solid medium and temperature distribution, respec-
25 
tively; a, cP and-;/ (x,y,z) represent the density, heat capacity 30 
and velocity distribution of the fluid, respectively; kf is the 
thermal conductivity of the fluid. 
In equation (2a), P(x,y,z) is the total heat source excitation 
including the heat source from chip and Joule heating con-
verted from the Ohmic loss due to current flowing through 35 
conductors in the PDN. The Joule heating can be expressed 
as: 
P Joule(x,y,z)~ J · E (x,y,z) (3) 
where, Tis the current density and E(x,y,z) is the electrical 40 
field distribution in the PDN. 
Since the electrical resistivity is temperature-dependent, it 
is described by: 
p~p0[l+a(T-T0)] (4) 45 
where, p0 is the electrical resistivity at T 0 which is 20° C., and 
a is the temperature coefficient of the electrical resistance. 
different resistivities p1 , p2 , p3 and p4 , and have different 
temperatures T 1 T 2 T 3 and T4 which can be obtained from the 
thermal simulation. 
In order to apply the finite volume method, node (i,j) is 
surrounded by a finite volume cell 206. The intersection 
points between the dashed cell 206 and other four cells are the 
center points of each cell. By integrating equation (1) over the 
dashed cell and applying the divergence theorem, we obtain: 
( --1--\7!/J(x,y,z)·fidll=O 
Jdmhed p(x, y, Z, T) 
(6) 
line 
where ii is the outward pointing unit normal vector at the 
boundary of the dashed cell 206. Initially, the electrical resis-
tivity is assumed uniform and thus the electrical resistivity 
p(x,y,z,T) is a constant. By applying the finite difference 
approximation to the first order derivative of cjJ in equation ( 6), 
the finite volume scheme at node (i,j) can be obtained as: 
!/J1.j - !/J1-!.j + !/J1.j - !/Jl+!.j + !/J1.j - !/J1.j-! + !/J1.j - !/J1.j+! = Q (7) 
p!:.x1 p!:.x2 p!:.y1 p!:.y2 
-- --
d d w w 
where w=(flc 1 +flx2 )/2 and d=(fly 1 +fly2 )/2. Note that the 
finite volume (7) is analogous to the Kirchhoff s Current Law 
(KCL). 
In order to include the temperature effect on voltage dis-
tribution, the temperature distribution T 1 T 2 T 3 and T4 in the 
surrounding cells are considered. Finally, the finite volume 
scheme with temperature-dependent resistivity can be gener-
alized as: 
By solving equation (1) in the presence of the boundary 
conditions given below in (5), the voltage distribution of the 
PDN can be computed. 50 ( !:.y1 !:.y2 ) 
p(Ti)l:.x1 + p(T4)!:.x1 (!/Ji.J - !/Ji-i.J) + 
(8) 
aa¢ I = !output 
n r2 
a¢ I 
- -0 an r, -
(5) 
where r u r 2 represent the voltage supply boundary and cur-
rent source boundary; r 3 represents all the other homogenous 
Neumann boundaries in the PDN. V,nput and I 0 utput represent 
voltage excitation and output current density, respectively. 
55 
60 
Since three dimensional power delivery networks usually 65 
have large size planes and small size structures such as 
through-silicon vias (TSVs), C4s, apertures etc, a 3D non-
Based on the above finite volume formulation, the DC IR 
drop problem can be converted to a system of equations 
(9) 
where Y, is the impedance matrix, which is sparse and sym-
metric positive definite (SPD). 
For 3D DC IR drop problem discretized with N cells in x, 
y and z direction, respectively, the impedance matrix Y has 
US 9,037,446 B2 
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bandwidth of 2N2 . As a result, for a 10 million problem with 
N=215, the bandwidthofY is approximately 92.4 K. Because 
of the very large bandwidth and limited memory, it becomes 
very difficult to solve problems with millions of unknowns 
using a direct method such as LU or Cholesky factorization. 
Due to the SPD property ofimpedance matrix Y, the Krylov 
subspace based conjugate gradient (CG) method can be used 
to solve equation (9). In addition, to reduce the condition 
number and hence improve the convergence rate of the CG 
iteration, a pre-conditioning matrix M needs to be used. 10 
Instead of solving equation (9), the following equation is 
solved. 
(10) 
8 
ondly, the solution x01d from previous mesh is interpolated to 
obtain the initial iteration x0 for problem with mesh refine-
ment. Finally, the DC IR problem with mesh refinement is 
simulated with interpolated initial iteration x0 . 
While use of the PCG solver for DC voltage drop described 
above, it is important to realize that the system is not limited 
to PCG solver, but can use any available solver to solve the 
system equation Yx=b. 
As shown in FIG. 4, one embodiment also models the 
effect of a cooling fluid (such as deionized water or air) 
passing through microfluidic channels 402 passing through a 
portion of the circuit 400. As shown in FIGS. SA and SB, a 
modeled circuit SOO can include an integrated circuit package 
A commonly used pre-conditioner is incomplete LU fac-
torization of the Y matrix. However, for large scale DC IR 
problems with more than one million unknowns, to form an 
incomplete LU preconditioner, a large amount of memory is 
required. With limited memory, it can even cause breakdown 
15 S20 mounted on a circuit board SlO. The circuit board SlO 
of simulation. To overcome this issue, the diagonal matrix is 20 
used as the pre-conditioner. One example of a pre-condi-
tioned conjugate gradient algorithm can include the follow-
ing: 
can, for example, include a signal plane S12, a power plane 
S16 and a resin plane S14. The integrated circuit package S20 
can include a filler layer S26, an integrated circuit chip S22, 
through which a plurality of micro-fluidic channels S28 pass 
and a cover portion S24. All of these components in the circuit 
SOO can be part of the meshed model. A conceptional model 
600 of such a fluid cooled circuit, including a mesh, is shown 
in FIG. 6. 
1. For the heat equation (2a) with only conduction, since it 
25 has the same form as equation (1 ), the same finite volume 
Do While v'P;;::;->Ellblb and k<km= 2. formulation can be applied resulting in: 
z=Mr (a) 
(b) 30 
else 
(c) 35 
(d) 
a=tk_/pTw (e) 
40 
Ti,J - Ti-1,J + Ti,J - Ti+l,J + Ti,J - Ti,J-1 + Ti,J - Ti,J+l _ p 
.6.x1 _6.x2 -6.yi .6.y2 - total 
kd kd kw kw 
where 
P101at ff -P(x, y, z)d/S 
dashed 
cell 
(11) 
x=x+ap (f) is the total heat source in the dashed cell. 
In order to obtain accurate temperature distribution in the 
r=r-aw (g) thermal simulation of realistic systems, the convection 
(h) 45 
(i) 
In this algorithm x0 is the initial iterate and r is the initial 
residual in Step 1; E is the stop criteria in the CG method. 
Comparing to the CG method, the PCG method has additional 50 
computational cost of one matrix-vector multiplication in 
Step 2a and one vector-vector multiplication in Step 2b. Since 
Mis a diagonal preconditioner, the additional computing cost 
in PCG method is nearly minimum. In addition, due to the 
symmetric property ofY matrix, it only needs to store the 55 
upper triangular portion ofY matrix as well as the per-con-
ditioner M and corresponding vectors in CG iteration. As a 
result, the CG method with a diagonal pre-conditioner M can 
solving large scale DC IR drop problem by using limited 
memory efficiently. 60 
Moreover, a good starting iteration of x0 can make CG 
method converge faster than using default setting of x0 =0. For 
DC IR problems with mesh refinement, the initial start itera-
tion ofx0 can be obtained by interpolating from the solution of 
previous mesh. In order to save simulation time for problems 65 
with mesh refinement, the original problem with previous 
mesh is first simulated, and solution x01d is generated. Sec-
boundary condition 
aT I k- = -h,(T-T0 ) an convection 
(12) 
is considered. In equation (12), T0 and he represent the ambi-
ent temperature and convection coefficient, respectively. The 
same finite volume formulation procedure can also be applied 
at the convection boundary with non-uniform mesh 900, as 
shown in FIG. 9. 
In FIG. 9, node (i,j) at the convection boundary is sur-
rounded by a finite volume cell (dashed line). By integrating 
equation (2a) over the dashed cell and applying the diver-
gence theorem, we obtain: 
J k(x, y, z)\IT(x, y, z)·fid/l = J J-P(x, y, z)d/S (13) 
dashed dashed 
line cell 
By applying the finite difference approximation to the first 
order derivative ofT(x,y,z) in equation (13) and incorporating 
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equation (12), the finite volume scheme for heat equation 
with convection boundary condition at node (i,j) can be 
expressed as: 
T -T Ti,J - Ti-1,J Ti,J - Ti,J-1 + Ti,J - Ti,J+ i (14) ~+ Ll.x + Ll.y1 Ll.y2 = Protat 
h,d kd kil.x/2 kil.x/2 
where d=(lly 1 +lly2 )/2. 
In fluidic cooling, since the micro-channel cross-sectional 
dimension is much smaller than its length, the flow velocity 
along the longitudinal direction is much larger than in the 
lateral direction. It can therefore be assumed that the fluid 
only flows in the longitudinal direction and flow velocity 
therefore is constant. The average flow velocity 'v' along y 
direction has been used for simulating the fluid flow. As a 
result, equation (2b) can be written as: 
8T(x, y, z) 
CTCpV--a-y- = \7. (k1\7T(x, y, z)) (15) 
By integrating equation (15) over the dashed cell in FIG. 6 
and applying the divergence theorem, equation (15) becomes 
10 
The average heat transfer coefficient can be obtained ana-
lytically from the Nusselt number and expressed as: 
(19) 
where, Dh is the hydraulic diameter of the micro-channel. The 
same formulation for air convection boundary can be used to 
model the water convection boundary between the solid 
medium and water flow. 
Based on the above finite volume formulations for voltage 
10 distribution equation, heat equations for solid medium and 
fluid flow with non-uniform rectangular grid, a new steady-
state electrical-thermal co-simulation solver (referred to 
herein as "PowerET") has been developed. This solver has 
been used to simulate voltage distribution and thermal distri-
15 bution with Joule heating, air convection, and fluid cooling 
effects. 
In one experimental embodiment, the length of the micro-
channel is 20 mm and its cross-sectional dimension is 0.12 
mmx0.24 mm. The bulk silicon thermal conductivity is 150 
20 W/(m·K). The cover thickness is 0.05 mm and its thermal 
conductivity is set to at 0.2 W/(m-K). The heat flux density of 
400,000 W/m2 is applied at the bottom of the silicon substrate. 
The input water temperature is set to be 20° C. To test the 
convergence of the micro-fluidic simulation, the cross-sec-
25 tion of the micro-channel is meshed with 2x2, 4x4, 8x8, 
16x 16 and 32x32 cells (mesh level-1 to mesh level-5), respec-
tively. 
( a-cPvTy·fidll= ( k1\7T·fid/l Js1+s2 Jdashed line 
(16) 30 
With a flow rate of14.4 mg/s (0.864 ml/min) and using 4x4 
meshed cells (mesh level-2) at the cross-section of the micro-
channel, the average micro-channel outlet temperature and 
base temperature are 46.070° C. and 41.93° C., respectively. 
where, Sl and S2 are the upper and bottom boundaries of the 
dashed cell, as shown in FIG. 6. 
For the right hand side of equation (16), the same formu-
lation can be used. For the left hand side, since the central 
finite difference scheme can generate instability in certain 
cases, the backward difference approximation is used. The 
finite volume scheme for solving the heat equation for fluid 
flow can be expressed as: 
Ti,J - Ti-1,J + Ti,J - Ti+ I,J + Ti,J - Ti,J-1 + Ti,J - Ti,J+ i 
Ll.x1 Ll.x2 Ll.y1 Ll.y2 
(17) 
kd kd kw kw 
where w=(i'lx1 +i'lx2)/2, d=(lly 1 +lly2 )/2. 
Since the average flow velocity along the longitudinal 
direction is used in the model, the heat transfer coefficient h 
needs to be applied at the boundary of the micro-channel to 
model the heat transfer between the solid medium and the 
Compared to the final converged outlet temperature and base 
temperature of 46.074° C. and 42.17° C., the errors for the 
average micro-channel outlet temperature and base tempera-
35 ture are both less than 1 %. Therefore, using 4x4 meshed cells 
for the micro-channel cross-section is adequate to obtain 
accurate results for this example. 
In order to verify the model for micro-fluidic cooling 
against measurement results, the test vehicle with micro-
40 fluidic cooling has been simulated. The structure used is 
shown in FIGS. SA and SB. The chip size was 1 cmxl cm and 
the power consumption is 45 W. A total number of 51 micro-
channels were distributed uniformly on the chip. The cross-
sectional dimension of each micro-channel was 0.1 mmx0.2 
45 mm. A Pyrex glass cover plate is placed on top of the micro-
channels. Natural air convection with convection coefficient 
of5 W/(m2 K) was applied to both the top and bottom surfaces 
of the package. The thermal conductivity of silicon chip was 
set to be 110 W/(m·K). The input water temperature at the 
50 inlets of micro-channels is set to be 22° C. and water heat 
capacity cP is set to be 4180 J /(Kg-K). The detailed material 
thickness and thermal conductivity are listed as follows: 
fluid flow. The effect of this boundary condition is important, 
55 
since eliminating it can cause incorrect chip temperatures. 
For fluid flow in micro-channels of IC chip, the Reynolds 
number is usually less than 2300 and the flow is laminar. For 
fully developed laminar flow inside rectangular micro-chan-
nels with constant heat flux, the Nusselt number can be 
60 
expressed as: 
Substrate 
Copper 
Chip 
Underfill 
Thickness 
(mm) 
0.35 
0.036 
0.3 
0.2 
Thermal 
Conductivity 
(W/mK) 
0.8 
400 
110 
4.3 
( 
2.0421 3.0853 2.4765 1.0578 0.1861) 
Nu= 8.235 1 - -- + -- - -- + -- - --
a: a 2 a 3 a4 a5 
(18) 
65 
where, a is the aspect ratio of the rectangular micro-channel. 
C4 0.2 60 
Micro-channel 0.2 0.6 
Pyrex glass 0.1 1.1 
Channel pitch 0.094 
A 3D non-uniform mesh was used to approximate the chip, 
TS Vs, underfill, substrate as well as micro-channels. For each 
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micro-channel, the cross-section was also meshed using 4x4 
cells, as shown in FIG. 7, in which each micro channel 52S 
included four rows and four colunms, resulting in a mesh of 
16 cells 700. This test vehicle was simulated with different 
water flow rates using the PowerET solver. The comparisons 
12 
The above described embodiments, while including the 
preferred embodiment and the best mode of the invention 
known to the inventor at the time of filing, are given as 
illustrative examples only. It will be readily appreciated that 
many deviations may be made from the specific embodiments 
disclosed in this specification without departing from the 
spirit and scope of the invention. Accordingly, the scope of the 
invention is to be determined by the claims below rather than 
being limited to the specifically described embodiments 
10 above. 
of simulated and measured average outlet temperature of the 
micro-channels and average chip temperature are plotted and 
with water flow rates of 65 and 104 ml/min, the differences 
between the simulated average outlet temperature and actual 
measurements were 0.1° C. and 0.28° C., respectively. The 
relative error was less than 4.5% for the outlet temperature. 
For average chip temperature, with water flow rates of 65 and 
104 ml/min, the temperature differences between the simula-
tion and measurements were 2.6 and 1.7° C., respectively. 15 
Their corresponding errors were 13.7% and 13.9%, respec-
tively. The relative larger error for the average chip tempera-
ture may due to the average heat transfer coefficient h 
employed in the fluidic cooling model. 
In practical package or board designs, the power delivery 20 
network usually has irregular shape with many voids or aper-
tures. In order to simulate practical designs, a new interface, 
which can import board and package design files from the 
Cadence SPB software into the PowerET solver. A Cadence 
board design example dimension was 60 mmx31 mm and the 25 
chip was 9 mmx9 mm. The chip total power consumption was 
50 W. The thermal conductivity of thermal interface material 
(TIM) was 2 W /(mK). The heat sink was modelled as an ideal 
heat sink with constant room temperature of 25° C. This 
example was simulated with convection coefficient of 5 30 
W/(m2 K) on both sides of the board. The simulated voltage 
and temperature of the chip with electrical-thermal iterations 
shows that the final chip temperature was increased to 92.1 ° 
C. because of the power density from the chip and Joule 
heating effect from PDN. Compared to an initial voltage drop 35 
of 15 mV, the final voltage drop is increased to 18.2 mV. 
Therefore, the thermal effect on voltage drop is 21.3%. The 
final voltage distribution Sl 0 is shown in FIG. SA and the final 
and temperature distribution S20 is shown in FIG. SB. In the 
example shown the temperature distribution shows a hot spot 40 
S22 in an area where an integrated circuit is mounted. 
In the finite volume modelling of voltage distribution equa-
tion and heat equations with fluidic cooling and air convec-
tion are presented, electrical-thermal co-simulations of PDN 
with Joule heating, air convection and micro-fluidic cooling 45 
are carried out. Good agreement between the simulated 
results, measurement and analytical results validate the cor-
rectness and accuracy of the electrical-thermal co-simulation 
method. Moreover, the simulation shows that micro-fluidic 
cooling method can remove heat more efficiently than tradi- 50 
tional heat sink for high power density 3D sub-systems. 
Therefore, the thermal effect on the voltage drop in PDN is 
reduced using micro-fluidic cooling technology. 
This system allows users to perform both local modeling 
and global modeling of electronic circuits. For example, the 55 
following may be modeled: chips, under fill, solder, through 
silicon vias (even a single TSV) and any component that has 
operational parameters affected by temperature. 
The output from the simulator could take one of many 
forms. For example, it could be a temperature plot, a voltage 60 
plot, a plot of an equivalent resistance, etc. It could also take 
the form of tables or lists that show operating parameters 
(e.g., temperature, IR drop, voltage drop, etc.) of individual 
components or volumes within a circuit. In addition post 
processing can also include calculations of current density 65 
along with electrical current plots, temperature gradients and 
voltage gradients. 
What is claimed is: 
1. A method, operable on a digital computer coupled to a 
user interface, for simulating electrical characteristics and 
temperature characteristics in an electronic circuit, compris-
ing the steps of: 
(a) executing on the digital computer a routine for gener-
ating a three-dimensional mesh, wherein the three-di-
mensional mesh comprises a selected one of: a rectan-
gular prismatic mesh and a tetrahedral mesh, that 
includes a plurality of cells and a plurality of nodes, 
wherein each cell represents a heat conducting volume 
within the circuit and wherein each node represents an 
electrically conducting point within the circuit; 
(b) initializing each of: a previous iteration temperature 
variable associated with each cell; a current iteration 
temperature variable associated with each cell; a previ-
ous iteration resistance variable associated with each 
node; and a current iteration resistance variable associ-
ated with each node; 
( c) until the previous iteration temperature variable asso-
ciated with each cell is within a first predetermined 
tolerance of the current iteration temperature variable 
associated with each cell and the previous iteration resis-
tance variable associated with each node is with a second 
predetermined tolerance of the current iteration resis-
tance variable associated with each node, performing the 
following steps: 
(i) calculating for each cell an average temperature of the 
cell based on: heat generated in the cell as a result of 
a pre-calculated current flowing through a previous 
resistance having a value corresponding to the previ-
ous iteration resistance variable associated with a 
node within the cell and heat transferred out of the cell 
and storing the average temperature in the current 
iteration resistance variable associated with the cell; 
(ii) calculating for each node a current resistance asso-
ciated with the node based on the previous iteration 
temperature variable for a cell in which the node 
resides and storing the current resistance in the cur-
rent iteration resistance variable associated with the 
node; 
(iii) comparing the previous iteration temperature vari-
able associated with each cell to the current iteration 
temperature variable associated with each cell and 
comparing the previous iteration resistance variable 
associated with each node to the current iteration 
resistance variable associated with each node; and 
(iv) after the comparing step, storing the average tem-
perature in the previous iteration temperature variable 
and storing the current iteration resistance in the pre-
vious iteration resistance variable; and 
( d) once the previous iteration temperature variable asso-
ciated with each cell is within the first predetermined 
tolerance of the current iteration temperature variable 
associated with each cell and when the previous iteration 
resistance variable associated with each node is within 
the second predetermined tolerance of the current itera-
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tion resistance variable associated with each node, then 
generating an output that indicates an average tempera-
ture associated each cell. 
2. The method of claim 1, further comprising the step of 
calculating a voltage at each node. 
3. The method of claim 1, wherein the step of calculating 
for each cell an average temperature is further comprises 
determining heat transferred from the cell as a result of a fluid 
flowing near the cell. 
14 
within the predetermined tolerance of the previous resis-
tance, then executing on the digital computer a routine 
for generating an output indicative of the temperature. 
8. The method of claim 7, further comprising the step of 
executing on the digital computer a routine for generating a 
three-dimensional mesh representative of the circuit, the 
three dimensional mesh including a plurality of volumes. 
9. The method of claim 7, further comprising the step of, 
once the temperature is within a predetermined tolerance of 
4. The method of claim 1, wherein the three-dimensional 
mesh comprises a regular mesh. 
5. The method of claim 1, wherein the three-dimensional 
mesh comprises an irregular mesh. 
10 the previous temperature result and the resistance is within a 
predetermined tolerance of the previous resistance, then 
executing on the digital computer a routine for generating an 
output indicative of a voltage within the volume. 
6. The method of claim 1, further comprising the step of 
generating a graphical representation of at least one of the 15 
electrical characteristics and the temperature characteristics 
in the electronic circuit. 
7. A method, operable on a digital computer coupled to a 
user interface, for simulating temperature and electrical char-
acteristics within a circuit, comprising: 
executing on the digital computer a routine for generating 
20 
a three-dimensional mesh, wherein the three-dimen-
sional mesh comprises a selected one of: a rectangular 
prismatic mesh and a tetrahedral mesh, that includes a 
plurality of cells and a plurality of nodes, wherein each 25 
cell represents a heat conducting volume within the cir-
cuit and wherein each node represents an electrically 
conducting point within the circuit; 
initializing each of a previous iteration temperature vari-
able associated with each cell, a current iteration tern- 30 
perature variable associated with each cell, a previous 
iteration resistance variable associated with each node, 
and a current iteration resistance variable associated 
with each node; 
until the previous iteration temperature variable associated 35 
with each cell is within a first predetermined tolerance of 
the current iteration temperature variable associated 
with each cell and the previous iteration resistance vari-
able associated with each node is with a second prede-
termined tolerance of the current iteration resistance 40 
variable associated with each node, performing the fol-
lowing steps of: 
executing on the digital computer a routine for repeatedly 
calculating a temperature of at least one volume within 
the circuit as a function of a resistance within the at least 45 
one volume and repeatedly calculating the resistance as 
a function of the temperature until the temperature is 
within a predetermined tolerance of a previous tempera-
ture result until the resistance is within a predetermined 
tolerance of a previous resistance result, wherein the 50 
step of calculating a temperature includes the step of 
calculating an amount of heat removed from the at least 
one volume as a result of a fluid flowing near the at least 
one volume; 
calculating a current iteration average temperature for each 55 
cell and a current iteration resistance associated with 
each node; 
comparing the current iteration average temperature for 
each cell to a previous iteration average temperature for 
each cell and comparing the current iteration resistance 60 
associated with each node to a previous iteration resis-
tance associated with each node; 
storing the average temperature in the previous iteration 
temperature variable and storing the current iteration 
resistance in the previous iteration resistance variable; 
once the temperature is within the predetermined tolerance 
of the previous temperature result and the resistance is 
65 
10. The method of claim 7, further comprising the steps of: 
(a) executing on the digital computer a routine for calcu-
lating a voltage within the volume as a function of the 
resistance; and 
(b) executing on the digital computer a routine for gener-
ating an output indicative of the voltage. 
11. The method of claim 7, wherein the step of generating 
an output indicative of the temperature comprises the step of 
generating a graphical display showing temperature at vari-
ous locations in the circuit. 
12. A circuit simulation device, comprising: 
(a) a digital computer including a non-volatile memory; 
(b) a mesh generator routine, stored on the non-volatile 
memory and operable on the digital computer, that is 
configured to generate a three-dimensional mesh that 
includes a plurality of cells and a plurality of nodes, 
wherein each cell represents a heat conducting volume 
within a circuit and wherein each node represents an 
electrically conducting point within the circuit; 
( c) an initializer routine, stored on the non-volatile memory 
and operable on the digital computer, that is configured 
to initialize each of: a previous iteration temperature 
variable associated with each cell; a current iteration 
temperature variable associated with each cell; a previ-
ous iteration resistance variable associated with each 
node; and a current iteration resistance variable associ-
ated with each node; 
(d) a simulator, stored on the non-volatile memory and 
operable on the digital computer, that is configured to 
repeatedly perform a simulation until a current iteration 
average temperature for each cell is within a first prede-
termined tolerance of a previous iteration average tem-
perature and until a current iteration resistance for each 
node is within a second predetermined tolerance of a 
previous iteration average temperature for each cell, 
wherein the simulator comprises a routine stored on the 
non-volatile memory that is configured to run on a digi-
tal computer and to calculate a numerical simulation of 
a first partial differential equation that determines cell 
temperature as a function of node resistance and a sec-
ond partial differential equation that determines node 
resistance as a function of cell temperature, the simula-
tor thereby being configured to: 
(i) determine the current iteration average temperature 
for each cell and the current iteration resistance asso-
ciated with each node; 
(ii) compare the current iteration average temperature 
for each cell to the previous iteration average tem-
perature for each cell and compare the current itera-
tion resistance associated with each node to the pre-
vious iteration resistance associated with each node; 
and 
(iii) save the current iteration average temperature for 
each cell as the previous iteration average temperature 
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for each cell and save the current iteration resistance 
associated with each node as the previous iteration 
resistance associated with each node; and 
( e) an interface that is configured to output an indication, 
received from the digital computer, of the current itera-
tion average temperature of each cell. 
13. The circuit simulator of claim 12, wherein the mesh 
generator includes a routine stored on the non-volatile 
memory that is configured to run on a digital computer. 
14. The circuit simulator of claim 12, wherein the interface 10 
comprises a routine, stored on the non-volatile memory and 
operable on the digital computer, that is configured to gener-
ate a graphical representation of the current iteration average 
temperature of each cell. 
15. The circuit simulatorof claim 12, wherein the simulator 15 
if further configured to determine an amount of heat removed 
from each cell as a result of a fluid flowing near the cell. 
16. The circuit simulatorof claim 12, wherein the simulator 
is configured to simulate fluid flowing through micro-chan-
nels flowing through the circuit. 20 
17. The circuit simulator of claim 12, wherein the simulator 
is further configured to determine a voltage at each node. 
* * * * * 
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